Skip to content
Santa CruzHardTech

Workshop

BETR/EECS Solid State Technologies Seminar: Dr. Vivek Singh, NVIDIA | Let's Talk About the Good: How AI and AC are Enabling Semiconductor Scaling

Abstract: There is no arguing that advancements in semiconductor technology have improved the lives of billions of human beings around the world for the past half century. One would like to continue these improvements but chip manufacturing gets harder every year, and fundamental physics appears to

This event has already happened

Abstract: There is no arguing that advancements in semiconductor technology have improved the lives of billions of human beings around the world for the past half century. One would like to continue these improvements but chip manufacturing gets harder every year, and fundamental physics appears to inhibit our desire for continued scaling. The solutions to this problem increasingly involve more precise modeling and intricate optimization strategies, across multiple modules in the Fab. It is clear that if there is a "law" that governs the annual increase in Fab computation, it has an exponent greater than Moore's Law ever did. Accelerated Computing (AC) helps solve this problem by drastically reducing the cost and energy required for these computations, thereby making possible previously prohibitive techniques and precision. On top of that, Artificial Intelligence (AI) methods, with their increasing ability to describe the physical world, have started to prove themselves in real world situations. This talk will describe the problem, some solutions, and give examples of how AC and AI are moving into production in advanced Fabs. Bio: Dr. Vivek Singh is vice president in the Advanced Technology Group at NVIDIA, working on computational methods for advanced silicon manufacturing. He was previously an Intel Fellow and director of the Computational Imaging Department, where he led the development and deployment of software platforms at scale, providing industry-first solutions in the domains of diffractive optics, microscopic inspection and chip design. Vivek's been an SPIE Fellow since 2012. He has served as president of the Lithography Workshop, as honorary visiting professor at Jawaharlal Nehru University in New Delhi, and as founding member and chair of the Design Technology Co-Optimization conference in SPIE. Vivek has a B.Tech. from IIT Delhi and an M.S. and Ph.D. from Stanford University.